<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:dc="http://purl.org/dc/elements/1.1/" version="2.0">
  <channel>
    <title>InfoQ - Hardware - Presentations</title>
    <link>https://www.infoq.com</link>
    <description>InfoQ Hardware Presentations feed</description>
    <item>
      <title>Presentation: From Fab To Token - The State Of The Market</title>
      <link>https://www.infoq.com/presentations/ai-hardware-tokenomics/?utm_campaign=infoq_content&amp;utm_source=infoq&amp;utm_medium=feed&amp;utm_term=Hardware-presentations</link>
      <description>&lt;img src="https://res.infoq.com/presentations/ai-hardware-tokenomics/en/mediumimage/jordan-nanos-medium-1786538855211.jpg"/&gt;&lt;p&gt;Jordan Nanos discusses how semiconductor constraints, data center expansion, and networking bottlenecks impact AI software architecture. Drawing from SemiAnalysis research, he shares insights on benchmark performance, GPU scaling, and tokenomics from chip fab to model inference.&lt;/p&gt; &lt;i&gt;By Jordan Nanos&lt;/i&gt;</description>
      <category>Infrastructure</category>
      <category>GPU</category>
      <category>Hardware</category>
      <category>Benchmark</category>
      <category>Large language models</category>
      <category>Model Inference</category>
      <category>QCon AI Boston 2026</category>
      <category>AI Architecture</category>
      <category>AI Security</category>
      <category>Data Analytics</category>
      <category>Performance</category>
      <category>Transcripts</category>
      <category>Development</category>
      <category>Architecture &amp; Design</category>
      <category>AI, ML &amp; Data Engineering</category>
      <category>presentation</category>
      <pubDate>Tue, 18 Aug 2026 16:00:00 GMT</pubDate>
      <guid>https://www.infoq.com/presentations/ai-hardware-tokenomics/?utm_campaign=infoq_content&amp;utm_source=infoq&amp;utm_medium=feed&amp;utm_term=Hardware-presentations</guid>
      <dc:creator>Jordan Nanos</dc:creator>
      <dc:date>2026-08-18T16:00:00Z</dc:date>
      <dc:identifier>/presentations/ai-hardware-tokenomics/en</dc:identifier>
    </item>
    <item>
      <title>Presentation: Adopting Memory-Safety and Fine-Grained Compartmentalisation with CHERI</title>
      <link>https://www.infoq.com/presentations/cheri-memory-safety-compartmentalization/?utm_campaign=infoq_content&amp;utm_source=infoq&amp;utm_medium=feed&amp;utm_term=Hardware-presentations</link>
      <description>&lt;img src="https://res.infoq.com/presentations/cheri-memory-safety-compartmentalization/en/mediumimage/DavidChisnall-medium-1785845255636.jpg"/&gt;&lt;p&gt;David Chisnall discusses how the CHERI hardware architecture redefines pointer safety to solve isolation and sharing challenges. He explains how CHERI enables spatial and temporal memory safety for C/C++, scales down to microcontrollers with CHERIoT, and replaces costly OS-level RPC mechanisms with lightweight, auditable compartmentalization - all without requiring massive codebase rewrites.&lt;/p&gt; &lt;i&gt;By David Chisnall&lt;/i&gt;</description>
      <category>C++</category>
      <category>QCon London 2026</category>
      <category>Risk Management</category>
      <category>Hardware</category>
      <category>Memory</category>
      <category>Performance</category>
      <category>Transcripts</category>
      <category>Security</category>
      <category>Development</category>
      <category>Architecture &amp; Design</category>
      <category>presentation</category>
      <pubDate>Wed, 12 Aug 2026 11:00:00 GMT</pubDate>
      <guid>https://www.infoq.com/presentations/cheri-memory-safety-compartmentalization/?utm_campaign=infoq_content&amp;utm_source=infoq&amp;utm_medium=feed&amp;utm_term=Hardware-presentations</guid>
      <dc:creator>David Chisnall</dc:creator>
      <dc:date>2026-08-12T11:00:00Z</dc:date>
      <dc:identifier>/presentations/cheri-memory-safety-compartmentalization/en</dc:identifier>
    </item>
  </channel>
</rss>
